

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER; 3-STATE

FEATURES

- Synchronous parallel or serial operating
- 3-state outputs
- Output capability: bus driver
- ICC category: MSI

GENERAL DESCRIPTION

The 74HC/HCT40104 are high-speed Si-gate CMOS devices and are pin compatible with the "40104" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT40104 are universal shift registers featuring parallel inputs, parallel outputs, shift-right and shift-left serial inputs and 3-state outputs allowing the devices to be used in bus-organized systems.

In the parallel-load mode (S_0 and S_1 are HIGH), data is loaded into the associated flip-flop and appears at the output after the positive transition of the clock input (CP).

During loading, serial data flow is inhibited. Shift-right and shift-left are accomplished synchronously on the positive clock edge with serial data entered at the shift-right (D_{SR}) and shift-left (D_{SL}) serial inputs, respectively.

Clearing the register is accomplished by setting both mode controls (S_0 and S_1) LOW and clocking the register. When the output enable input (OE) is LOW, all outputs assume the high-impedance OFF-state (Z).

APPLICATIONS

- Arithmetic unit bus registers
- Serial/parallel conversion
- General-purpose register for bus organized systems
- General-purpose registers

| SYMBOL | PARAMETER | CONDITIONS | TYPICAL | | UNIT |
|-------------------|--|---|---------|-----|------|
| | | | HC | HCT | |
| t_{PHL}/t_{PLH} | propagation delay CP to Q_n | $C_L = 15 \text{ pF}$ $V_{CC} = 5 \text{ V}$ | 13 | 15 | ns |
| f_{max} | maximum clock frequency | | 62 | 57 | MHz |
| C_I | input capacitance | | 3.5 | 3.5 | pF |
| CPD | power dissipation capacitance per package | notes 1 and 2 | 75 | 75 | pF |

$GND = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f = 6 \text{ ns}$

Notes

1. P_D is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = CPD \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz C_L = output load capacitance in pF
 f_o = output frequency in MHz V_{CC} = supply voltage in V

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs

2. For HC the condition is $V_I = GND$ to V_{CC}

For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5 \text{ V}$

PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z).

16-lead mini-pack; plastic (SO16; SOT109A).

PIN DESCRIPTION

| PIN NO. | SYMBOL | NAME AND FUNCTION |
|----------------|----------------|---|
| 1 | OE | 3-state output enable input (active HIGH) |
| 2 | D_{SR} | serial data shift-right input |
| 3, 4, 5, 6 | D_0 to D_3 | parallel data inputs |
| 7 | D_{SL} | serial data shift-left input |
| 8 | GND | ground (0 V) |
| 9, 10 | S_0, S_1 | mode control inputs |
| 11 | CP | clock input (LOW-to-HIGH, edge-triggered) |
| 15, 14, 13, 12 | Q_0 to Q_3 | 3-state parallel outputs |
| 16 | V_{CC} | positive supply voltage |




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.






Fig. 3 IEC logic symbol.



FUNCTION TABLE

H = HIGH voltage level
L = LOW voltage level
X = don't care
 t_{n+1} = state after next LOW-to-HIGH transition of CP

| OPERATING MODES | INPUTS (OE = HIGH) | | | | | OUTPUTS at t_{n+1} | | | |
|-----------------|--------------------|----------------|-----------------|-----------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| | S ₁ | S ₀ | D _{SR} | D _{SL} | D ₀ to D ₃ | Q ₀ | Q ₁ | Q ₂ | Q ₃ |
| reset | L | L | X | X | X | L | L | L | L |
| shift left | H H | L L | X X | L H | X X | Q ₁ Q ₁ | Q ₂ Q ₂ | Q ₃ Q ₃ | L H |
| shift right | L L | H H | L H | X X | X X | L H | Q ₀ Q ₀ | Q ₁ Q ₁ | Q ₂ Q ₂ |
| parallel load | H H | H H | X X | X X | L H | L H | L H | L H | L H |



DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I_{CC} category: MSI**AC CHARACTERISTICS FOR 74HC**GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

| SYMBOL | PARAMETER | T _{amb} (°C) | | | | | | UNIT | TEST CONDITIONS | | |
|--|---|-----------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------------|-------------------|--------|
| | | 74HC | | | | | | | V _{CC} V | WAVEFORMS | |
| | | +25 | | | -40 to +85 | | -40 to +125 | | | | |
| | | min. | typ. | max. | min. | max. | min. | | | | max. |
| t _{PHL} / t _{PLH} | propagation delay CP to Q _n | | 44 16 13 | 170 34 29 | | 215 43 37 | | 255 51 43 | ns | 2.0 4.5 6.0 | Fig. 6 |
| t _{PZH} / t _{PZL} | 3-state output enable time OE to Q _n | | 33 12 10 | 150 30 26 | | 190 38 33 | | 225 45 38 | ns | 2.0 4.5 6.0 | Fig. 7 |
| t _{PHZ} / t _{PLZ} | 3-state output disable time OE to Q _n | | 50 18 14 | 150 30 26 | | 190 38 33 | | 225 45 38 | ns | 2.0 4.5 6.0 | Fig. 7 |
| t _{THL} / t _{TLH} | output transition time | | 14 5 4 | 60 12 10 | | 75 15 13 | | 90 18 15 | ns | 2.0 4.5 6.0 | Fig. 6 |
| t _W | clock pulse width HIGH or LOW | 80 16 14 | 11 4 3 | | 100 20 17 | | 120 24 20 | | ns | 2.0 4.5 6.0 | Fig. 6 |
| t _{su} | set-up time D _n , D _{SR} , D _{SL} to CP | 80 16 14 | 17 6 5 | | 100 20 17 | | 120 24 20 | | ns | 2.0 4.5 6.0 | Fig. 8 |
| t _{su} | set-up time S ₀ , S ₁ to CP | 80 16 14 | 22 8 6 | | 100 20 17 | | 120 24 20 | | ns | 2.0 4.5 6.0 | Fig. 8 |
| t _h | hold time D _n , D _{SR} , D _{SL} to CP | 2 2 2 | -8 -3 -2 | | 2 2 2 | | 2 2 2 | | ns | 2.0 4.5 6.0 | Fig. 8 |
| t _h | hold time S ₀ , S ₁ to CP | 2 2 2 | -14 -5 -4 | | 2 2 2 | | 2 2 2 | | ns | 2.0 4.5 6.0 | Fig. 8 |
| f _{max} | maximum clock pulse frequency | 6.0 30 35 | 19 56 67 | | 4.8 24 28 | | 4.0 20 24 | | MHz | 2.0 4.5 6.0 | Fig. 6 |

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.




| INPUT | UNIT LOAD COEFFICIENT |
|-----------------------------------|-----------------------|
| D ₀ to D ₃ | 0.35 |
| D _{SR} , D _{SL} | 0.35 |
| CP | 0.35 |
| S ₀ , S ₁ | 0.70 |
| OE | 1.40 |

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

| SYMBOL | PARAMETER | T _{amb} (°C) | | | | | | UNIT | TEST CONDITIONS | | |
|--|---|-----------------------|------|------|------------|------|-------------|------|----------------------|-----------|------|
| | | 74HCT | | | | | | | V _{CC} V | WAVEFORMS | |
| | | +25 | | | -40 to +85 | | -40 to +125 | | | | |
| | | min. | typ. | max. | min. | max. | min. | | | | max. |
| t _{PHL} / t _{PLH} | propagation delay CP to Q _n | 18 | 34 | | 43 | | 51 | ns | 4.5 | Fig. 6 | |
| t _{PZH} / t _{PZL} | 3-state output enable time OE to Q _n | 12 | 30 | | 38 | | 45 | ns | 4.5 | Fig. 7 | |
| t _{PHZ} / t _{PLZ} | 3-state output disable time OE to Q _n | 21 | 35 | | 44 | | 53 | ns | 4.5 | Fig. 7 | |
| t _{THL} / t _{TLH} | output transition time | 5 | 12 | | 15 | | 18 | ns | 4.5 | Fig. 6 | |
| t _W | clock pulse width HIGH or LOW | 16 | 7 | | 20 | | 24 | ns | 4.5 | Fig. 6 | |
| t _{su} | set-up time D _n , D _{SR} , D _{SL} to CP | 16 | 8 | | 20 | | 24 | ns | 4.5 | Fig. 8 | |
| t _{su} | set-up time S ₀ , S ₁ to CP | 20 | 9 | | 25 | | 30 | ns | 4.5 | Fig. 8 | |
| t _h | hold time D _n , D _{SR} , D _{SL} to CP | 2 | -2 | | 2 | | 2 | ns | 4.5 | Fig. 8 | |
| t _h | hold time S ₀ , S ₁ to CP | 2 | -5 | | 2 | | 2 | ns | 4.5 | Fig. 8 | |
| f _{max} | maximum clock pulse frequency | 27 | 52 | | 22 | | 18 | MHz | 4.5 | Fig. 6 | |

AC WAVEFORMS



Note to AC waveforms

(1) HC : $V_M = 50\%$; $V_I = GND$ to V_{CC} .

HCT: $V_M = 1.3V$; $V_I = GND$ to $3V$.